ABSTRACT In this paper, switched Z-source/quasi-Z-source dc-dc converters (SZSC/SQZSCs) are proposed for the photovoltaic (PV) grid-connected power system, where the high step-up dc-dc converters are required to boost the low voltage to high voltage. The boost factor is increased by adding another one switch and diode to the output terminals of traditional Z-source/quasi-Z-source dc-dc converters. Not only does the output capacitor function as the filter capacitor; it is also connected in series into the inductors' charging loops when both switches are turned on. Compared with existing Z-source based structures, higher boost factor is realized through a small duty cycle (smaller than 0.25). On the one hand, the instability caused by the saturation of the inductors can be avoided. On the other hand, a larger range can be reserved for the modulation index of the backend H-bridge when they are used for the dc-ac conversion. Moreover, much fewer passive components are employed when compared with the recently proposed hybrid 3-Z-network topologies that have the same voltage gain, which can enhance the power density and decrease the cost. The performances of the proposed converters, including their operational principles in continuous and discontinuous current modes, voltage and current parameters of components, and impacts of parasitic parameters, are analyzed. The simulation and experimental results are given to verify the aforementioned characteristics and theoretical analysis.
I. INTRODUCTION
The global energy crisis is becoming an increasing motivation for the use of renewable energy [1] , [2] . PV source is one of the significant players for solving the energy crisis. Unfortunately, the PV arrays is low-voltage dc source, requiring a high step-up dc-dc converter to convert to a higher voltage level before connecting it to a dc-ac inverter for gridconnected applications, as illustrated in FIGURE (Fig). 1. How to realize high voltage gain, low cost, and high efficiency dc-dc conversions for PV systems is becoming a fast growing research field.
Recently, many methods are proposed for improving the boost ability of the dc-dc converters, such as cascaded
The associate editor coordinating the review of this manuscript and approving it for publication was Giambattista Gruosso. techniques [3] , switched-component techniques [4] , [5] , coupled techniques [6] , voltage-lift [7] , voltage multiplier [8] . However, the high voltage gain is realized and high duty cycle of switches is required, which may decrease the efficiency and cause the saturation of inductors. In [9] , Z-source inverter (ZSI) is proposed with buck-boost ability. The problems of limited output voltage in the traditional voltage-source inverters can be solved. It has attracted many attentions in the recent years because of their flexible topologies. But the conventional ZSI has some disadvantages, including large inrush starting current, discrete input current and high voltage stress on capacitors [10] . In order to overcome shortcomings, the quasi-Z-source inverters are proposed in [11] . The boost factor of the ZSI is improved by the different techniques [12] - [14] . For example, a high dc-link voltage is generated by adding inductors, capacitors, and diodes to the Z-source network [12] , [13] . The topology uses the cascaded quasi-Z-source network to get the higher voltage gain [14] . At present, the studies on Z-source network mainly focus on dc-ac power conversion, while the Z-source network can be also used in dc-dc conversion with its unique advantages [15] , [16] . The original Z-source dc-dc converters with the boost factor of 1/(1-2D) (D is duty cycle of the switch S) are shown in Fig. 2 . In [17] , a family of hybrid 3-Z-network boost converters are proposed, which combine traditional Z-source networks in various methods. The boost factor can reach to 1/(1-4D), which is more suitable for PV applications. The major drawback is that it requires a lot of passive components, making the larger volume and more expensive.
This paper proposes a new family of dc-dc converters with reduced passive components for PV systems. By adding one more switch and diode to the output terminals of the traditional Z-source/quasi-Z-source topology, in which way, not only does the output capacitor function as the filter capacitor; it is also connected in series into the inductors' charging loops when the switches are turned on. Compared to the hybrid 3-Z-network boost converters in [17] , the proposed one can reach the same voltage gain of 1/(1-4D) (0 < D < 0.25) with less components, enhancing the power density and decreasing the system cost. In other words, the new topologies require a lower duty ratio for the same boosting voltage, which results in the lower inductors, reducing the risk of inductive saturation [18] . Meanwhile, a larger range can be reserved for the modulation index of the backend H-bridge when they are used for the dc-ac conversion.
The remainder of this paper is constructed as follows. Circuit configurations of the proposed converters are presented in Section II. Operational principles of the proposed converters are illustrated in Section III. Voltage and current parameters of components are presented in Section IV. Impacts of the parasitic parameters in the proposed SZSC are analyzed in Section V. Section VI compares the proposed topologies with existing Z-source based converters. The simulation and experimental results are given in Sections VII. Finally, a conclusion is drawn in Section VIII.
II. CIRCUIT TOPOLOGIES OF THE PROPOSED CONVERTERS A. CIRCUIT TOPOLOGIES OF THE PROPOSED SZSC/SQZSCs
The circuit topologies of the proposed SZSC/SQZSCs are shown in Fig. 3 , including the proposed SZSC, the proposed SQZSC with continuous input current and the proposed SQZSC with discontinuous input current, respectively. These new topologies have the same pre-structure with the traditional Z-source topologies as shown in Fig. 2 , respectively, except that the backend has one more switch (S 2 ) and diode (D 3 ). The capacitor (C 3 ) has two functionalities, one of which is output filter capacitor; the other one is to charge the inductors when the two switches (S 1 and S 2 ) are simultaneously turned on.
Therefore, the boost factor of the proposed SZSC/SQZSCs is significantly improved, which is 1/(1-4D) (0 < D < 0.25). Compared with the hybrid 3-Z-network boost converters in [17] , the proposed topologies achieve the same voltage gain with less passive components, reducing the system cost and increasing power density. The advantage of the SQZSC over the SZSC is the voltage stress on the capacitor C 2 is reduced. The input current in CSQZSC is continuous, which can prolong the lifetimes of the input source. The advantage of the proposed DSQZSC over SZSC and CSQZSC is that the voltage stress on both capacitors C 1 and C 2 is reduced, while the input current is discontinuous in DSQZSC.
B. EXTENSIONS OF THE PROPOSED SZSC/SQZSCs TO DC-AC INVERTERS
By substituting the switch S 2 in the proposed SZSC/SQZSCs with an H-bridge and a LC filter, they can also be easily extended to dc-ac inverters. Fig. 4 shows the proposed switched-Z-source dc-ac inverter as an example. The boost factor of the frontend switched-Z-source network is 1/(1-4D), thus a high voltage gain can be realized by a small duty cycle. As a result, a larger range can be reserved for the modulation index of the backend H-bridge.
Since the proposed three converters have similar circuit configurations, the following analyses, as well as the simulation and experimental verification, are mainly conducted on the first topology, i.e., SZSC. The analysis method can also be adapted to the other two SQZSCs.
III. OPERATIONAL PRINCIPLES OF THE PROPOSED SZSC
The proposed SZSC can operate in both continuous and discontinuous current modes (CCM and DCM). The division basis is that whether the inductor currents reach zero in each cycle. The critical current mode (CRM) can be considered as a special case of either CCM or DCM. Under different combinations of the inductance, duty cycle, and load resistance, two cases (Case 1 and Case 2) may appear in CCM, and only one case (Case 3) in DCM. Each case has different circuit states in a whole cycle. , it can be observed from the current loop the capacitor C 1 has the same current with the inductor L 1 , i.e., i C1 = i L1 ; the capacitor C 2 has the same current with the inductor L 2 , i.e., i C2 = i L2 ; switches S 1 and S 2 have the same current, i.e., i S1 = i S2 . The following equations can be derived in state 1
In this state, switches S 1 and S 2 are simultaneously turned off, namely, i S1 = i S2 = 0, and diodes D 1 , D 2 and D 3 are forward conducted. The input source V i and the inductor L 2 discharge the energy to capacitor C 1 ; the input source V i and the inductor L 1 discharge the energy to capacitor C 2 ; the input voltage source V i and the two inductors L 1 and L 2 discharge the energy to the capacitor C 3 and the load. It can be observed from the current loop in Fig. 5 (c) that diodes D 1 and D 2 have the same current; According to KCL, one has
According to KVL, the voltages over the three capacitors in this state, can be obtained
In the view of the symmetry of the Z-source network, the following equations can be obtained in both states. 
In State 4 [t 3 , t 4 ], the switches S 1 and S 2 remain turned off. Differently from States 2 and 3, the diodes D 1 , D 2 and D 3 are reverse biased in this state. Thus, voltages over capacitors C 1 and C 2 remain unchanged, and one has
IV. PARAMETERS OF THE PROPOSED CONVERTERS IN CCM
It is recommended that the proposed converters should operate in CCM, as the input and output voltages are in a linear relationship regarding to the duty cycle of switches S 1 and S 2 . Under this condition, the boost factor of the proposed SZSC, as well as the component voltages and currents, are deduced according to the analyses of Cases 1 and 2. Then, the corresponding voltage and current parameters in SQZSCs are presented directly. The boundary condition between CCM and DCM and the small-signal model analysis of the proposed SZSC are also presented in this section for better understanding of its performances.
A. BOOST FACTOR AND COMPONENT VOLTAGE STRESSES IN SZSC
For simplicity, the voltages on capacitors remain constant, which are rephrased as V C1 , V C2 and V C3 , respectively. In terms of the voltage-second of the two inductors in a whole cycle, the capacitor voltages, as well as the output voltage V o , can be obtained according to (2) , (4) and (5), as
where D is the duty cycle of switches S 1 and S 2 , which equa1s to (t 1 -t 0 )/T (T is the switching cycle). Compared to the hybrid 3-Z-network boost converter in [17] , the proposed converter has the same voltage gain, which is 1/(1-4D), while larger than the traditional one at a fixed duty cycle. When switches 
B. CURRENT STRESSES OF INDUCTORS, DIODES AND SWITCHES
When considering that the input power equals to the output power under ideal condition, the average input current I i can be expressed by the output current I o as
The input voltage source is connected in series with the diode D 1 , thus they have the same current, namely, i i = i D1 . Then the average input current I i can be obtained as
Substituting (3) and (5) into (10) results in
where I L1 and I L2 are the average currents through the inductors L 1 and L 2 , respectively. According to the equations (1), (3) and (5), the component current stresses can be obtained as
where I D1 , I D2 , I D3 , I S1 and I S2 are the average currents through D 1 , D 2 , D 3 , S 1 and S 2 .
In the same way, voltage and current parameters of the proposed SQZSCs can be obtained, as listed in Tables 1. It can be observed that the proposed three converters have the same boost factor, i.e., 1/(1-4D) (0 < D < 0.25). In contrast, the voltage on the capacitor C 2 in CSQZSC and the voltages on both capacitors C 1 and C 2 in DSQZSC are all 2DV i /(1-4D), which is smaller than that in SZSC.
V. IMPACTS OF THE PARASITIC PARAMETERS IN SZSC
Some differences between ideal and actual case may occur in the proposed converters, such as the parasitic resistances of the inductors (r L ), the ESR of capacitors (r C ), the on-state resistances of switches (r S ), and the forward voltage drops of diodes (V D ). Fig. 7 shows the equivalent current loops of the proposed SZSC, where I L = I L1 = I L2 . For simplicity, the ripples of inductor currents and capacitor voltages are neglected.
A. IMPACT OF THE PARASITIC PARAMETERS ON THE OUTPUT VOLTAGE
When considering parasitic parameters, the actual output voltage can be calculated by
From (13), voltage difference from the ideal one is independent of the input voltage. A surface is drawn in Fig. 8(a) to demonstrate the impact of the parasitic parameters on the output voltage, using the following parameters. As can be seen from the previous analysis, there is a voltage difference between the ideal output and the actual output. The actual output voltage is close to the ideal one by reducing the values of r L and V D . As a result, these parameters should be taken into account in the design of prototypes.
B. IMPACT OF THE PARASITIC PARAMETERS ON THE EFFICIENCY
According to the parasitic parameters mentioned above, the power loss of the proposed SZSC can be calculated as follow
1) POWER SWITCH LOSS
The power losses in switches include the conduction loss and switching loss. From Fig. 7 , the conducting loss can be calculated by
The switching loss can be estimated by linearizing the currents and voltages of the corresponding switches [20] , [21] , when they are changing their states, as
where f s is switching frequency; and t on , t off are the turn-on and turn-off delays of the switches, respectively.
2) DIODE LOSS
The power losses in diodes consist of the conduction loss and reverse recovery loss. The conduction loss can be expressed by
The reverse recovery loss in diodes is (18) where Q RR1 , Q RR2 and Q RR3 represent the reverse recovery charge of diodes D 1 , D 2 and D 3 , respectively.
3) INDUCTOR LOSS
The main power losses in inductors is determined by the conduction loss, which can be calculated by 
4) CAPACITOR LOSS
The total power losses in capacitors is derived as
Then, the total conduction losses are calculated by
The input power can be obtained according to (11) as
Afterwards, the efficiency of the proposed SZSC can be calculated by
Similarly, the impact of the parasitic parameters on the conversion efficiency is shown in Fig. 8(b) , using the following parameters. Fig. 8(b) indicates that reducing the parasitic parameters can also contribute to higher efficiency. [17] and [22] - [25] . 
VI. COMPARISONS WITH EXISTING Z-SOURCE TOPOLOGIES
Furthermore, the performance of the proposed topology is compared to those converters in [17] and [22] - [25] , as shown in Table 2 . Boost ability is an important index to evaluate the performance of dc-dc converter. As shown in Fig. 9 , the proposed topology produces a higher boost factor than other converters at the same duty ratio when the voltage gain G > 5, while the boost factor is the same as the complicated hybrid 3-Z-network boost converter in [17] . In other words, the new topology significantly reduces the number of passive devices for the same boosting ability. This brings two advantages. One is to reduce the risk of inductive saturation; the other one is a higher modulation index. As a result, a larger range can be reserved for the modulation index of the backend H-bridge when they are used for the two stage dc-ac conversion. Table 2 also shows the comparison of component numbers among topologies in [17] , and [22] - [25] and the proposed one. It is noted that these topologies are converted into dcdc converters by replacing the backend H-bridge in each structure with a switch, a diode and an output capacitor. It can be seen that the proposed one has the same voltage gain of 1/(1-4D), with two less inductors, four less capacitors and one less diode and only one more switching device when comparing to the hybrid 3-Z-network boost converter proposed in [17] , thus the higher power density and the lower cost.
VII. SIMULATION AND EXPERIMENT VERIFICATIONS
In order to validate the correctness of the previous analyses, Simulation models of the proposed SZSC/SQZSCs are VOLUME 7, 2019 implemented in PSIM (Power Simulation). Afterwards, an experimental SZSC prototype is conducted, which can function as an interface to integrate the PV modules to a dc micro-grid. Previously, solutions to determining the inductance and capacitance are given.
A. DETERMINATION OF THE INDUCTANCE AND CAPACITANCE
Inductance (L 1 = L 2 ): The current ripple through the inductor L 1 (I L1 ) has been deduced in Section IV.C. When considering that a x L % peak-to-peak current ripple is tolerated for the inductor, the inductance can be then determined by
Capacitance (C 1 = C 2 ): Similarly, the capacitors voltage ripple on C 1 can be obtained as follow
Therefore, taking the x C % peak-to-peak capacitor voltage ripple into consideration, the capacitance can be designed by Table 3 , and simulation waveforms of the key points in SZSC/SQZSCs, such as the input and inductor currents, and the capacitor voltages, are shown in Figs. 10-12. Ignoring the minor measurement errors, the measured results in Table 3 agree well with the equations in Table 1 , which verify the correctness of the previous analyses. From Fig. 11(a) , the proposed CSQZSC has continuous input current, which is the same as that through the inductor L 1 . It is because that the input source and the inductor L 1 are directly connected in series in CSQZSC. In contrast, in Fig. 12(a) , the input current of DSQZSC is discontinuous when the switches are turned off.
C. EXPERIMENTAL RESULTS
A prototype converter is built to validate the theoretical analysis and simulation results for the proposed topology. Table 4 shows the specifications of the used devices, and the parameters are the same as those in simulation. Fig. 13(a) shows the relationships between the output voltages and the duty ratio when the load current is 1A. It can be found the simulation is in good agreement with the experimental results. Fig. 13(b) shows the curve of experimental efficiency versus the duty ratio in actual case. Fig. 13(c) shows the influence of parasitic parameter on the efficiency. This analysis proves that the overall efficiency can be improved by optimizing parasitic parameters. To verify the regulation and dynamic performance, a 50% step-down change is applied in dc load, as shown in Fig. 13(d) .
The experimental waveforms at the duty cycle of 0.2, are shown in Fig. 14 . The experimental output voltage is 207.5 V. A 17.5-V voltage difference exists when compared with the ideal 225-V output, which is in accordance with the surface in Fig. 8(a) . Thus, the correctness of the theoretical analyses is further verified here. The efficiency comparison between the proposed converter and the conventional converter in [9] is shown in Table 5 . 
VIII. CONCLUSION
A family of SZSC/SQZSCs is proposed with simplified topologies for PV systems. The boost factor is increased to 1/(1-4D) by adding another one switch and diode to the traditional Z-source/quasi-Z-source dc-dc converters. High voltage gain is realized by small duty cycle, which can avoid the instability caused by saturation of the inductors. The proposed converters have the same high boost ratio as the recently proposed hybrid 3-Z-network boost converters with the less passive components, which can enhance the power density and decrease the system cost. Detailed descriptions have been presented in this paper, including their operational principles, voltage and current parameters of components, and the impacts of the parasitic parameters on the conversion efficiency. Finally, simulation and experimental results are given to verify the aforementioned characteristics and theoretical analysis.
